Abstract-The J-PARC Main Ring (MR) is a high intensity proton synchrotron, which accelerates protons from 3 GeV to 30 GeV. The MR delivers 2.6 × 10 14 protons per pulse, which corresponds to the beam power of 500 kW, to the neutrino experiment as of May 2018, and the studies to reach higher beam intensities are in progress. During studies, we observed the longitudinal dipole coupled-bunch instabilities in the MR for the beam power beyond 470 kW. To mitigate them for higher beam intensities, we have developed a longitudinal mode-by-mode feedback system. The feedback system consists of a wall current monitor, a FPGA-based feedback processor, RF power amplifiers, and a RF cavity as a longitudinal kicker. In the feedback processor, we utilize the single sideband filtering technique to detect the oscillation components of the individual coupled-bunch mode in the beam signal. The frequency response of the filters in the feedback processor matched well with the simulation. The oscillation amplitude of the coupled bunch oscillation measured by the system agreed with the oscilloscope analysis.
I. INTRODUCTION
A. J-PARC T HE Main Ring synchrotron (MR) [1] in the Japan Proton Accelerator Research Complex (J-PARC) [2] is a high intensity proton synchrotron which accelerates protons from 3 GeV to 30 GeV. The MR delivers the proton beams to the neutrino experiment by the fast extraction (FX), and to the hadron experiments by the slow extraction (SX).
The parameters of the MR and its RF system for the FX are shown in Table I . Figure 1 shows the revolution frequency, f rev , and the synchrotron frequency, f s , in the MR. During the acceleration from 3 GeV to 30 GeV, the synchrotron frequency is changing largely from 350 Hz at the injection to 30 Hz at the extraction along with the change of the revolution frequency from 185 kHz to 191 kHz.
The MR delivers 2.6 × 10 14 protons per pulse, which corresponds to the beam power of 500 kW, to the neutrino experiment as of May 2018. Large longitudinal bunch oscillation was observed in the MR for the beam power beyond 470 kW [3] , and it is necessary to suppress the oscillation for stable beam acceleration at the beam power higher than 500 kW. 
B. Longitudinal Bunch Oscillation in the J-PARC MR
The longitudinal beam oscillation can be seen in a mountain plot. Figure 2 shows the typical mountain plot of the beam signal at the beam power of 480 kW. The beam signal from an Wall Current Monitor (WCM) [4] is recorded by an oscilloscope. The longitudinal dipole oscillation keeps growing from the middle of the acceleration. Each bunch has different amplitude and phase of the dipole oscillation. This kind of the oscillations is called the coupled bunch (CB) oscillation, and the instability caused by the CB oscillation is called the CB instability (CBI). sidebands of the harmonic components [5] . The frequency of the CB mode n can be expressed as follows:
C. Coupled Bunch Oscillation
where f rev is the revolution frequency, f s the synchrotron frequency, and m the type of the synchrotron motion. The case with m = 1 corresponds to the dipole oscillation, and the case with m = 2 corresponds to the quadruple oscillation. The CB modes appear as the Upper synchrotron Side Bands (USBs) and the Lower synchrotron Side Bands (LSBs) in the cases of p ≥ 0 and p < 0, respectively. Below the accelerating frequency, the LSB and the USB with the CB mode n can be expressed as follows:
There are 9 CB modes for the MR since the harmonic number of the MR is 9. The spectra of the synchrotron sidebands corresponding to the CB modes in the MR up to the harmonic h = 11 are illustrated in Fig. 3 . There are two sidebands with different CB modes in each harmonic component.
Based on the analysis of the longitudinal CB oscillation [3] , strong CB oscillation of mode n = 8 was observed in the harmonic component of h = 8, 10. The suppression of these CB oscillation is a key to achieve the beam power higher than 500 kW. 
II. LONGITUDINAL MODE-BY-MODE FEEDBACK SYSTEM
To mitigate CB instabilities, we have developed a longitudinal mode-by-mode feedback system. Figure 4 shows the block diagram of the longitudinal modeby-mode feedback system. The feedback system consists of a WCM, a FPGA-based feedback processor, RF power amplifiers, and a RF cavity as a longitudinal kicker. The beam signal is detected by a WCM and fed to a feedback processor. The feedback processor detects the CB oscillation components of the beam signal and uses it for the feedback control. The detail design of the feedback processor is discussed in the following section. The feedback signal from the feedback processor is led to a high level RF (HLRF) system consisting of power amplifiers and a RF cavity.
The feedback system utilize the existing HLRF system used for the acceleration in the MR. Figure 5 shows the frequency response of the impedance of the RF cavity used for the acceleration in the MR. The RF cavity has impedance large enough to generate the kick voltage for the feedback in the frequency range for h = 8, 10 component, and can be used as a longitudinal kicker.
The feedback signal from the feedback processor is summed with the RF signal from the existing low level RF (LLRF) system for the acceleration [6] . The summed signal is amplified by the RF power amplifiers and fed into the RF cavity not only to accelerate the beam but also to control the beam oscillation. III. LONGITUDINAL MODE-BY-MODE FEEDBACK PROCESSOR We developed a FPGA-based longitudinal mode-by-mode feedback processor for the feedback system. The feedback processor was manufactured by Mitsubishi Electric TOKKI Systems Corporation based on the MicroTCA.4 architecture. Figure 6 shows the pictures of the longitudinal mode-bymode feedback processor. The feedback processor consists of an AMC and a Rear Transition Module (RTM).
The general purpose AMC module [7] developed by Mitsubishi Electric TOKKI Systems Corporation is used in the system. The AMC has 8 ADC channel by 4 ADC 1 chips, 2 DAC channel with a DAC 2 chip, and a FPGA. Xilinx Zynq XC7Z045 SoC FPGA is used as a FPGA not only for the 1 Texas Instruments ADC16DX370 16-bit 370-MSPS ADC 2 Analog Devices AD9783 16-bit 500-MSPS DAC signal processing but also for the management of the module itself via EPICS IOC running on the embedded Linux. The 1-GB DDR3-SDRAM on the AMC is used as a pattern memory to store the pattern. A single slot AMC backplane is connected to the AMC to provide the ethernet connection and the power.
The RTM has analog and digital I/O ports and is used as the signal transition module for the AMC. The RTM generates the 144-MHz clock signal for the ADC and the FPGA from the 12-MHz J-PARC master clock by a phase lock loop. Figure 7 shows the block diagram of the longitudinal modeby-mode feedback processor. The feedback processor works at a system clock of 144 MHz from the RTM module. The frequency and the phase signals are generated in the Direct Digital Synthesis (DDS) block. The digitized waveform of the beam signal is converted into the baseband signal of each harmonic component by the Digital Down Converter (DDC). and used for the feedback control. The control of each CB mode is achieved by the feedback control of each synchrotron sideband component filtered by the single sideband filter (SSBF) [8] . The outputs of the feedback control are converted to the RF signal by the Digital Up Converter (DUC). The RF signals are summed and converted to the analog signal by the DAC. The feedback processor can process 6 different harmonic components at the same time. The waveforms of the I/Q waveform at each processing stage were recorded and can be acquired via EPICS.
A. Direct Digital Synthesis
The phase signals used for the signal demodulation and the modulation in the feedback processor are generated by the DDS. The 34-bit phase accumulator generates the phase signal from the frequency signal. The frequency patterns are stored as 32bit words in the DDR3 memory, and loaded from the memory in each pattern clock of 5 kHz. The frequency pattern for the revolution frequency contains the initial frequency as a header word and latter words contains frequency offsets information. The revolution frequency signal is generated by the frequency accumulator which adds the frequency offset to the initial frequency in each control clock of 250 kHz.
B. Digital Down Converter
The digitized beam signal is down-converted into the baseband I/Q signals of each harmonic component by the DDC. Figure 8 shows the block diagram of the DDC. The digitized beam signal is mixed with the sine and cosine signals of the harmonic frequency. The sine and cosine signals are generated by the CORDIC using the phase signal of the harmonic. The phase signal of the harmonics is generated by multiplying the revolution phase signal with the selected harmonic number. The phase offset to the CORDIC can be set to compensate the phase frequency response of the system. The LUT for the phase offset is addressed by the harmonic frequency.
The mixed signals are led to the Low Pass Filter (LPF) and the baseband I/Q signal is detected. The 5-stage CIC (Cascaded Integrator and Comb) filter is used as a LPF. The CIC filter is running at 144 MHz as the sampling clock. Its decimation ratio is 2 and the differential delay is 256 clocks.
C. Single Sideband Filter
The LSB and USB are detected separately by the SSBF. Figure 9 shows the block diagram of the SSBF implemented in the feedback processor.
The I/Q signals of the the harmonics component which contain the synchrotron sidebands are expressed as
where ω s is the synchrotron frequency satisfying
and U l (φ U l ) the amplitude (phase) of LSB, baseband, and USB components, respectively, and l the type of the synchrotron motion. The I,Q signals are mixed with sin mω s t, cos mω s t, and summed or subtracted to get 
The harmonic number m for the synchrotron frequency can be changed in the feedback processor to select the type of the longitudinal motion. The sine and the cosine signals for mixing are generated by the CORDIC. The phase offset to the CORDIC can be set separately for the LSB and USB to compensate the phase frequency response of the system. The LUT for the phase offset is addressed by the harmonics of the synchrotron frequency.
for the selected type of the synchrotron motion are obtained by applying a narrow LPF to D U (S L ),S U (D L ), respectively:
The narrow LPF is required to suppress the sideband component at the harmonics of the synchrotron frequency which changes during the acceleration. In the case of general CIC filter as a LPF, its fixed frequency response changes its performance to suppress these sidebands along with the change of the synchrotron frequency. This means the amount of the remaining sideband component is changed during the acceleration and makes it difficult to control only the selected sideband. To achieve the suppression of these unwanted sidebands for the whole beam cycle, the two-stage frequency tracking CIC filter is used as a narrow LPF. The frequency tracking CIC filter is the CIC filter which changes its notch position along with the frequency pattern. This functionality is achieved by running the CIC filter with 32nd-harmonic of the 1st notch frequency and set its differential delay as 32 clocks. With this setting, the CIC filter has notches at the harmonics of the 1st notch frequency. By setting the synchrotron frequency pattern as the 1st notch frequency of the filter, the filter can always suppress the unwanted sidebands while they change their positions during the acceleration. The I/Q signals of the LSB and the USB are up-converted to the baseband signal of the harmonic component by mixing with the sinusoidal signal of the synchrotron frequency:
where I U (I L ) and Q U (Q L ) are the up-converted I and Q signals of USB(LSB) components, respectively. After upconversion, I/Q signal of the LSB and the USB are summed as the I/Q signal to the feedback block: 
where I and Q are the baseband I/Q signals the harmonic components only with the sideband component. The summation of the LSB and the USB can be disabled individually so that sidebands to be controlled can be selected. Figure 10 shows the block diagram of the feedback block. For the feedback control, a Proportional (P) and an Integral (I) controller is implemented in the feedback logic. The P controller runs with the system clock of the 144 MHz and the I controller runs with 250 kHz. The I/Q reference values are loaded from the pattern memory in each pattern clock.
D. Feedback Control Block
The reference pattern can be modulated with the synchrotron frequency for the beam excitation measurement. Figure 11 shows the block diagram of the modulation block. The reference I/Q pattern is mixed with the sine and the cosine signal of the modulation frequency as same way as that used in the single sideband modulator in the SSBF. The sideband to be excited by the modulation can be selected. Fig. 13 .
The frequency response of the feedback processor with the synchrotron frequency set to be 100 Hz.
E. Digital Up Converter
The feedback output is up-converted to a RF signal by the DUC. Figure 12 shows the block diagram of the DUC. The feedback output I/Q signal is mixed with the sine and the cosine signal of the harmonic frequency and summed together as a RF signal. The gain adjustment is done after the upconversion. The amplitude frequency response of the RF cavity is compensated by the gain LUT addressed by the harmonic frequency. An additional gain control can be done by a gain pattern. The RF signals from all the harmonic blocks are summed and used as the input to the DAC.
IV. SYSTEM PERFORMANCE TEST A. Frequency response
The frequency response of the feedback processor was measured with a network analyzer. The input and the output ports of the feedback processor were connected directly to those of the network analyzer. The revolution frequency pattern was set to 200 kHz with the harmonic number of 8. The gain of the P controller was set to 1 and that of the I controller was set to 0 so that only proportional control was enabled. The reference I/Q pattern was set to (I, Q) = (0, 0) to see the frequency response of the filter. The synchrotron frequency pattern was set to constant value for the measurement. Only one sideband was enabled for the output in the SSBF block to see the frequency response of the processor for each sideband.
Figures 13 and 14 show the frequency response of the feedback processor in the case of the synchrotron frequency at 100 Hz and 30 Hz, respectively. In both synchrotron frequency setup, the system had maximum transmission with the gain around 0 dB at the selected sideband frequency, and the DC component and the other sideband component were well suppressed below -80 dB. The measured frequency response matched well with the calculation. This proves that the SSBF worked as designed. The frequency response of the feedback processor with the synchrotron frequency set to be 30 Hz. 
B. Measurement of the beam oscillation
The performance of the system to excite and detect the beam oscillation was measured with beam. The measurement was done with the configuration for the beam operation which shown in the Fig. 4 . The feedback loop was opened for the measurement. The system kicked the beam with the excitation voltage pattern and monitored the beam oscillation. The excitation voltage pattern was controlled by modulating the I/Q reference pattern. The USB of the harmonic component of h = 8 was excited by the modulation to have the CB oscillation of mode n = 8. The calculated synchrotron frequency pattern was used for the sideband detection and also for the modulation in the feedback processor. A single RF cavity was used in the feedback system to generate the kick voltage of 2.5 kV. The excitation was started from 1.0 sec after the beam injection.
The excitation measurement was done with 12-kW beam low enough to get the stable beam without any longitudinal oscillation. Figure 15 shows the mountain plot for the beam excitation measurement. The beam oscillation growing from 1.0 sec can be seen in this plot. This proves that the system can generate kick voltage large enough to control the beam oscillation.
The oscillation amplitude of each CB mode was obtained by analyzing the motion of bunch centers [3] , [9] . The motion of bunch centers were obtained from the analysis of the beam signal recorded by the oscilloscope. Figure 16 shows the variation of the oscillation amplitudes of each CB mode based on the bunch centers motion analysis. No significant CB oscillation observed in all CB modes before the excitation, and only mode n = 8 has significant growth after the excitation. This result shows that the CB oscillation of mode n = 8 was successfully excited. V. SUMMARY AND OUTLOOK We summarize the article as follows. The longitudinal coupled bunch oscillation becomes serious in the J-PARC MR. To mitigate it for stable beam operation with higher beam intensities, we developed a longitudinal mode-by-mode feedback system for the coupled bunch oscillation in the J-PARC MR. The feedback processor detect and control the synchrotron sidebands of each CB mode utilizing the single sideband filter.
The frequency response of the filters in the feedback processor was measured with the network analyzer and was matched well with the calculation. The sideband detection performance of the system was tested with exciting the 12-kW beam. The CB oscillation of the selected mode was successfully excited and the oscillation amplitude of the coupled bunch oscillation measured by the system agreed with the oscilloscope analysis.
We will perform the beam test to suppress the beam oscillation by closing the feedback loop. The measurement of the phase offset LUT with the beam in the feedback loop is a key to close the loop.
